CCE2016

13th International Conference on Electrical **Engineering, Computing Science and Automatic Control**

> **Mexico City, Mexico.** September 26 - 30, 2016

The principal goal of CCE is to provide a forum for the free and and discussion interchange of research development ideas experiences and in the fields of electrical-electronics engineering, computer science and automatic control.

This conference also offers an opportunity for younger researchers and students to meet more experienced colleagues from differents parts of the world. Conference content will be submitted for inclusion into IEEE Xplore as well as other Abstracting and Indexing (A&I) databases.

General Chairs

CCE

Dr. Lorenzo Leija Salas Dr. Wen Yu Liu Dr. Francisco Rodríguez Henríquez Dr. Alejandro Valentino Orozco

Information

Address: Av. Instituto Politécnico Nacional 2508, Col San Pedro Zacatenco, Delegación Gustavo. A. Madero City: Mexico City Country: Mexico CP: 07360

Deadline

Full Manuscript: June 17, 2016 Review Notification: July 22, 2016 Final Revised Manuscript: August 19, 2016 Tutorial Courses: September 26-27, 2016

Topics Include but not limited to:

- Automatic Control
- Computer science and computer engineering
- Biomedical engineering
- Communications systems



PAPERC

FOR

Phone: +52 (55) 5747-3800 Ext 6503 FAX: +52 (55) 5747-3976



- Mechatronics
- Solid-state materials, electron devices and integrated circuits
- Interactive design and manufacturing
- Nanotechnology (materials and applications) - Biomimetics

http://cce.cinvestav.mx











3-layered Capacitive Structure Design for MEMS Inertial Sensing

Granados-Rojas B.*, Reyes-Barranca M. A.*, Abarca-Jiménez G. S.*, Flores-Nava L. M.*, Moreno-Cadenas J.A.* *Department of Electrical Engineering – CINVESTAV

Mexico City, Mexico

e-mail: {bgranadosr, mreyes, gabarca, lmflores, jmoreno} @cinvestav.mx

Abstract – In this paper a two-terminal capacitive structure is presented in which a novel architecture with a double interleaved (interdigitated) scheme is introduced. This structure was originally conceived as a mechanism to achieve a greater capacitance between the plates (terminals) of an integrated capacitor using a relatively smaller design area in the standard 0.5 μ m, two polysilicon and three metal layers (2P3M) CMOS technology. This work presents the design and theoretical analysis of a three-metal interleaved structure used as a varactor tied down to the proof mass of an integrated CMOS-MEMS accelerometer where the active devices are floating-gate transistors (FGMOS) with a variable capacitive coupling coefficient. Nevertheless, the three-layered geometrical scheme may have a wide range of applications across the MEMS technology.

Keywords – CMOS-MEMS, floating-gate, capacitive sensing, capacitive MEMS, FGMOS, COMSOL.

I. INTRODUCTION

The standard CMOS process technology provides VLSI designers with many ways to produce high quality capacitors integrated within the polysilicon and metal fabrication layers. The most popular of these techniques is the one involving a plate of Poly 2 over a layer of Poly 1, separated by a 40nm thickness SiO₂ layer [1]. Although different technologies (all of them named after their minimum feature size) have different number of available metal layers, the 0.5µm fabrication process (2-Poly 3-Metal) from On Semiconductor, in which the minimum channel length is 0.6µm, is proven to be sufficient and reliable to develop CMOS-MEMS devices, specially, those were a metallic proof mass acts as a capacitive transducer.

In [2], [3] and [4], many capacitive structures for inertial measurement devices have been described. They differ from some many other works by taking advantage of two out of the three metal layers available with the 0.5μ m CMOS process to build spring-supported capacitive-coupling MEMS circuits, instead of having the MEMS-dedicated technology chip and the CMOS signal processing circuit separately as an hybrid presentation. In this work we show the advantages and drawbacks of a 3-layer interdigitated structure, all integrated within a single CMOS silicon die as well.



Fig. 1. Geometric parameters of a parallel plates capacitor.

In advance to an upcoming fabrication process and characterization, the goal in this paper is mainly to analyze the viability and estimate the performance of the proposed capacitive structure with basis in a comparative between a few interdigitated and full plate capacitor alternative schemes.

This design might be included as part of the test mobile mass in both accelerometer and gyroscope devices within an integrated CMOS inertial measurement unit (IMU), where capacitive structures are usually used as transducer element.

For that purpose, we set our start point from the simplest expression (eq. 1) for the capacitance between two parallel conductor plates (Fig. 1):

$$C = \frac{\epsilon_0 A}{d}$$
(1)

where ϵ_0 is the electric permittivity of free space, A is the overlap area between the two plates and d is the separation gap.



Fig. 2. a) perforated structure (totally released) b) full plate structure (with remaining silicon dioxide).

For a typical analysis we consider the relative permittivity of the air (all around the structure) equal to 1. And in the particular case of a 0.5μ m process chip, we refer the distance from Metal 1 layer to Metal 2 layer and from Metal 2 to Metal 3 to be 1.1μ m as seen on [1].

It is important to notice that the electronic and electric devices in a standard CMOS fabricated chip are embedded within multiple layers of SiO_2 with a thick top passivation of silicon nitride so, it is needed to place overglass-through windows where a silicon dioxide etchant may release the movable structures. Hence, the dielectric of the capacitive structures will now be air instead of silicon dioxide and the analysis is made in these conditions.

Another issue related to the etching process is the need to include narrow or perforated structures all over the proof mass so the etchant could find its way underneath. A single non-perforated plate might prevent SiO_2 from being totally removed by the etchant beneath the plate (Fig. 2). This is why an interdigitated structure is selected instead of a full plate capacitor structure.

II. THEORETICAL CONCEPTS

First, the capacitor unit to be studied is defined either as the one formed by two "fingers" one above another (different metal layers) or side by side (same metal layer). In agreement with the design rules provided in [5] there are some minimum distances to be established between two adjacent metal wires on chip, this is the case of d_{fin} which is the distance between two fingers in the same layer and d_{tip} corresponding to the gap separation from the tip of a finger and the plate in front of it. It is also defined W_f as the width of the finger and L_f as the length of the part of the finger which overlaps a finger in another layer, so the area A of a layer-to-layer capacitor unit is W_f times L_f . Fig. 3 shows the geometrical attributes of a so called finger as well as Fig. 4 describes how a multi-finger array fits the area available for the capacitive structure in all the three metal layers (ultimately one above the other).



Fig. 3. Geometrical parameters of a finger plate.



Fig. 4. Interdigitated finger array in the different metal layers for the available design area. Metal 2 fingers partially overlap Metal 1 fingers and so do Metal 3 fingers over the Metal 2 ones.



Fig. 5. 3D Rendering for the capacitive structure.

The total capacitance is also intended to consider two other capacitor units, one of them given by a finger and another next to the first in the same layer but tied to a different electric terminal (the other one) so the capacitor area is L_f times t_M , the thickness of the layer. The third capacitor unit corresponds to the tip of a finger and the plate in front of it with a capacitor area of W_f times t_M .

We may recall from [1] the thicknesses of each metal layer as $t_{M1} = 0.64 \mu m$, $t_{M2} = 0.57 \mu m$ and $t_{M3} = 0.77 \mu m$. All the three layers separated uniformly by a 1.1 μm gap, now depicted as d_{ox} . Fig. 5 shows a 3D approach to the multi-layer structure.

Finally, according to the functioning principles of an inertial measurement sensor, we look for the variation in the capacitance due to a displacement of the proof mass.

Since one of the terminals of the capacitor is anchored to substrate and the other one is tied to the movable mass we define y as the mass displacement from its steady position.

The capacitance of the structure (with n fingers) at any given displacement (from $-0.6\mu m$ to $0.6\mu m$ in this design) is:



Fig. 6. Capacitance for structures with 1 to 25 fingers.

$$C_{y} = \frac{2 \cdot n \cdot \epsilon_{0} \cdot W_{f} \cdot (L_{f} - y)}{d_{ox}} + \frac{(n-1) \cdot \epsilon_{0} \cdot (t_{M1} + t_{M2} + t_{M3}) \cdot (L_{f} - y)}{d_{fin}} + \frac{n \cdot \epsilon_{0} \cdot W_{f} \cdot (t_{M1} + t_{M2} + t_{M3})}{d_{tip} + y}$$

$$(2)$$

It is important to compare this multi-finger structure with its single-plate counterpart from which capacitance is given by:

$$C_{\text{plate}} = \frac{2 \cdot \epsilon_0 \cdot W_{\text{plate}} \cdot (L_{\text{plate}} - x)}{d_{\text{ox}}} + \frac{\epsilon_0 \cdot W_{\text{plate}} \cdot (t_{\text{M1}} + t_{\text{M2}} + t_{\text{M3}})}{d_{\text{tip}} + x}$$
(3)

Fig. 6 shows a comparison between the single-plate structure and the ones corresponding to 1 to 25 fingers. The width of the fingers for this simulation is dynamically adjusted considering a minimum d_{fin} separation between them and as might be inferred, a one finger capacitor (covering the available area) and the full plate have the same effect.

III. METHODS AND SIMULATIONS

Having a single plate (or the wider finger possible) might be considered as the highest capacitance scenario, yet discarded since the etching criteria seen before takes more relevance. This is why this work proceeds with a comparison between multifingered structures.

As we have seen, the proposed structure has interleaved fingers in both x-axis and z-axis (Fig. 5) from the point of view of electric terminals. Nevertheless we may consider the case of having a mass displacement along the y-axis but the finger interleaving only in the x-axis where every finger above or below one another is part of the same terminal as seen in [2] [figure 4] differing from the double interleaved capacitance C_v , for this case and extended for three layers the total capacitance would be given by:

$$C_{\text{fin}(y)} = \frac{(n-1) \cdot \epsilon_0 \cdot (t_{M1} + t_{M2} + t_{M3}) \cdot (L_f - y)}{d_{\text{fin}}} + \frac{n \cdot \epsilon_0 \cdot W_f \cdot (t_{M1} + t_{M2} + t_{M3})}{d_{\text{tip}} + y}$$
(4)

Furthermore, proof mass may also have its main displacement in x-axis, what may lead to a finger getting closer to another one and away from the one in the other side with a total capacitance:

$$\begin{split} C_{\text{fin(odd)}} &= \left(\frac{n-1}{2}\right) \cdot \frac{(2d) \cdot \epsilon_0 \cdot (t_{\text{M1}} + t_{\text{M2}} + t_{\text{M3}}) \cdot (L_f - x)}{d_{\text{fin}}^2 - x^2} \\ &+ \frac{n \cdot \epsilon_0 \cdot W_f \cdot (t_{\text{M1}} + t_{\text{M2}} + t_{\text{M3}})}{d_{\text{tip}}} \end{split}$$

$$(5)$$

when having an odd number n of fingers, and

$$C_{\text{fin}(\text{even})} = \left(\frac{n}{2} - 1\right) \cdot \frac{\epsilon_0 \cdot (t_{\text{M1}} + t_{\text{M2}} + t_{\text{M3}}) \cdot (L_f)}{d_{\text{fin}} + x} \\ + \left(\frac{n}{2}\right) \cdot \frac{\epsilon_0 \cdot (t_{\text{M1}} + t_{\text{M2}} + t_{\text{M3}}) \cdot (L_f)}{d_{\text{fin}} - x} \\ + \frac{n \cdot \epsilon_0 \cdot W_f \cdot (t_{\text{M1}} + t_{\text{M2}} + t_{\text{M3}})}{d_{\text{tip}}}$$
(6)

otherwise. Fig. 7 describes how different are the five cases according to their electric terminal distribution and displacement orientation.

Finally, Fig. 8 shows an electromechanical simulation via the suite of COMSOL Multiphysics[©] in which platform a capacitance vs displacement simulation is performed for the 25-finger structure rendered in Fig. 5. The simulation reveals a behavior similar in magnitude to the predicted for C_y in equation 2 and shown in Fig. 7 but also considering not only the plate to plate effects from equation (2), but also parasitic non-parallel-plate capacitances.



Figure 7. Capacitance differences among the five analyzed cases.



Fig. 8. Physical simulation in agreement with simplified model predictions.



Fig. 9. Equivalent proof mass and springs designed for the inertial measurement unit.



Fig. 10. Prescribed displacement at 1G downwards (gravity acceleration).

By physical simulation, we can also add the effect of gravity acceleration to the proof mass-spring structure, resulting in a prescribed displacement in direction -z due to the weight of the proof mass.



Fig. 11. Total capacitance with and without the effects of gravity.

Fig. 9 represents the spring mass system actually designed to be used within an inertial measurement unit. The capacitive structure subject of this work might be placed in one or more edges of the proof mass, according to the electric circuit used to sense the capacitance variation if this circuit is either differential or not.

The simulation result (Fig. 10) including gravity acceleration at 1G (- \hat{z}) shows a displacement of about 0.12µm which is a little more than a tenth the air gap between metal layers. This displacement does not have a great effect in the resultant capacitance because as the Metal 2 layer gets closer to Metal 1 gets more separated from Metal 3 as well. Equation 7 includes this displacement and affects the plate-to-plate capacitor unit distance. Fig. 11 is a comparative between the capacitances given by equation (7) and equation (2), this is, with and without the z displacement due to gravity.

$$C_{y,z} = \frac{n \cdot \epsilon_0 \cdot W_f \cdot (L_f - y)}{d_{ox} + z} + \frac{n \cdot \epsilon_0 \cdot W_f \cdot (L_f - y)}{d_{ox} - z} + \frac{(n - 1) \cdot \epsilon_0 \cdot (t_{M1} + t_{M2} + t_{M3} - 3z) \cdot (L_f - y)}{d_{fin}} + \frac{n \cdot \epsilon_0 \cdot W_f \cdot (t_{M1} + t_{M2} + t_{M3} - 3z)}{d_{tip} + y}$$
(7)

IV. CONCLUSIONS

Being C_y the capacitance variation within the displacement limits fixed by the so designed mass-spring system, we assume a considerable increment in capacitance on behalf of more commonly used techniques such as the ones described in equations (4), (5) and (6). This calculated/simulated effective capacitance is not highly affected by gravity since proof mass is an aluminum thin block about 1×10^{-11} kg and also slightly damped by the air film under it. This is in agreement with the etching criteria and the CMOS process design rules. Also, due to its fairly linear behavior the structure variable capacitance results suitable for capacitive sensing of inertial phenomena in devices such as accelerometers and gyroscopes.

V. FUTURE WORK

To the date, this design is about to be proved and characterized as it is currently on fabrication process. The structure is intended to interact with CMOS-based floating-gate transistors as a mechanism to obtain a single-chip low-voltage inertial measurement unit.

ACKNOWLEDGMENTS

We would like to thank to the National Council of Science and Technology (CONACYT) and the VLSI Lab's community for the resources and advices given during the development of the present work.

REFERENCES

[1] ON Semiconductor (2011). C5X, 0.5 Micron Technology Design Rules 4500099 Rev. X, p. 99.

[2] Abarca-Jimenez, S., Reyes-Barranca, M. A., Mendoza-Acevedo, S. (2013) "MEMS capacitive sensor using FGMOS." 2013 10th International Conference on Electrical Engineering, Computing Science and Automatic Control (CCE).

[3] Dominguez-Sanchez, S., Reyes-Barranca, M. A., Abarca-Jimenez, S., Mendoza-Acevedo, S. (2014) "A Prototype Design for an Accelerometer Using a Multiple Floating-Gate MOSFET as a Transducer." 2014 11th International Conference on Electrical Engineering, Computing Science and Automatic Control (CCE)

[4] Abarca-Jimenez, S., Reyes-Barranca, M. A., et. al. (2014) "Modal analysis of a structure used as a capacitive MEMS accelerometer sensor." 2014 11th International Conference on Electrical Engineering, Computing Science and Automatic Control (CCE)

[5] ON Semiconductor (2011). C5X, 0.5 Micron Technology Design Rules 4500099 Rev. X, p. 10-76.