# Parasitic Gate Resistance Impact on Triple-Gate FinFET CMOS Inverter

Edgar Solis Avila, Julio C. Tinoco, *Senior Member, IEEE*, Andrea G. Martinez-Lopez, *Member, IEEE*, Mario Alfredo Reyes-Barranca, Antonio Cerdeira, *Senior Member, IEEE*, and Jean-Pierre Raskin, *Fellow, IEEE* 

Abstract—In this paper, based on a full intrinsic-extrinsic model for symmetric doped double-gate MOSFET, we analyze the impact of FinFET gate resistance over the inverter and ring oscillator performance. It is shown that, when the total number of fins remains constant, the propagation delay can be improved thanks to the multifinger configuration that translates into the gate resistance reduction. Furthermore, the fin spacing in addition to source/drain fin extension reduction are of primary importance to improve the digital circuit performance.

*Index Terms*—CMOS inverter, CMOS ring oscillator (RO), digital circuits, FinFETs, high-speed performance, parasitics.

## I. INTRODUCTION

**▲**MOS technology has progressed astonishingly in these last decades due to the successful shrinkage of the transistor size, which has been described along the years by Moore's law [1], [2]. The CMOS inverter is considered as a major digital building block and the ring oscillator (RO) is used for benchmarking the technology performance for digital applications [3], [4]. Nonetheless, the traditional design methodologies used by the community for digital electronics neglect the extrinsic gate resistance  $(R_{ge})$  [5]. Moreover, some authors have indicated the necessity to reduce the transistor gate resistance in order to get high-speed deep-submicron CMOS circuits [6]-[8]. In this regard, as the CMOS technology goes toward the nanometer range, the gate electrode geometry is reduced in order to get fabrication viability, which can produce an important increment in the electrode sheet resistance and hence  $R_{ge}$  increase [6], [8].

On the other hand, triple-gate FinFET (TG-FinFET) technology has emerged as the suitable technology to pursue

Manuscript received March 21, 2016; accepted April 21, 2016. Date of publication May 23, 2016; date of current version June 17, 2016. The work of A. Cerdeira was supported by the Consejo Nacional de Ciencia y Tecnología under Project 236887. The review of this paper was arranged by Editor M. J. Kumar.

E. Solis Avila, J. C. Tinoco, and A. G. Martinez-Lopez are with the Micro and Nanotechnology Research Centre, Universidad Veracruzana, Veracruz 94294, Mexico (e-mail: saee20@hotmail.com; jutinoco@uv.mx; andmartinez@uv.mx).

M. A. Reyes-Barranca and A. Cerdeira are with the Research and Advanced Studies Centre, National Polytechnic Institute, Mexico City 07360, Mexico (e-mail: mreyes@cinvestav.mx; cerdeira@cinvestav.mx).

J.-P. Raskin is with the Institute of Information and Communication Technologies, Electronics and Applied Mathematics, Université catholique de Louvain, Louvain-la-Neuve 1348, Belgium (e-mail: jean-pierre.raskin@uclouvain.be).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TED.2016.2558580

Fig. 1. Schematic of the TG-FinFET. (a) Main geometrical parameters are shown [35]. (b) Top view showing the fin and gate pitch.

the more-Moore roadmap thanks to their superior immunity against short-channel effects (SCEs). However, it has been demonstrated that TG-FinFETs exhibit high parasitic series  $(R_{sd} = R_{se} + R_{de})$  and gate  $(R_{ge})$  resistances as well as gate capacitances  $(C_{gge} = C_{gde} + C_{gse})$ , caused by their 3-D nature [9], [10]. These parasitics lead to strong deleterious effects over the device high-speed and RF performance [11]–[16].

In this context, the adequate analysis of the  $R_{ge}$  impact over the digital circuit performance, as well as the proper design strategies including  $R_{ge}$  and the transistor geometry are of first importance in order to pursue the FinFET technology toward the nanometer range nodes.

Under this scenario, several works have addressed, from the experimental point of view, the FinFET features of digital [17]–[20], analog [21]–[23], and mixed-mode [24], [25] applications, as well as from the process integration [26]–[30] point of view. Additionally, several works focus on the simulation of FinFETs [31]–[34] in order to analyze the digital circuit performance based on inverter and RO.

Tables I and II show the main geometrical dimensions considered in some experimental and simulation works, respectively. Fig. 1(a) and (b) represents those geometrical dimensions [35], where  $L_g$  is the channel length,  $W_{\text{fin}}$  and  $H_{\text{fin}}$ are the fin width and height,  $S_{\text{fin}}$  is the spacing between fins,  $L_{\text{ext}}$  is the distance between the channel and the source/drain electrode, EOT is the equivalent oxide thickness of the gate dielectric, and  $T_G$  is the gate electrode thickness. Also,  $N_{\text{finger}}$  is the number of fingers,  $N_{\text{fin}}$  is the number of fins

0018-9383 © 2016 IEEE. Translations and content mining are permitted for academic research only. Personal use is also permitted,



Gate Pitch

but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications\_standards/publications/rights/index.html for more information.

 TABLE I

 Summary of the TG-FinFETs Features as Described in [17]–[31]

PARAMETER	Reference													
	[17]	[18]	[19]	[20]	[21]	[22]	[23]	[24]	[25]	[26]	[27]	[28]	[29]	[30]
$L_g$ (nm)	75	50	35	25	55	40,60,120	40	25	45	24	30	50	20	30
EOT (nm)	1.6-1.9	2	1.5	1.6	2	1.8	1.8	1.1	2.1		1.6	2.2		0.9
$W_{fin}$ (nm)	30	20	35	10	28	22,32,42	12,22,32	12	17	13	20	20	8	8
$H_{fin}$ (nm)	60	65	60	80	60	60	60	25	60	30	65	55	42	34
$T_G$ (nm)		100				100			100	56	150			
$L_{ext}$ (nm)					40-100		100	10			200			
$S_{fin}$ (nm)	170		175			328	328	38		28		100,200	34	52
N <sub>finger</sub>			2		50,100	50	48		1					
N <sub>fin</sub>			6		12,6,3	6	10		5					
$N_{tf}$		14	12	60	300	300	480		5					
$t_p$ (ps)	12.5	> 9	$\sim 10$	60										

TABLE II SUMMARY OF THE THEORETICAL TG-FinFETs FEATURES FOR DIGITAL APPLICATIONS AS DESCRIBED IN [31]–[34]

DADANGTED	Reference						
FARAMETER	[31]	[32]	[33]	[34]			
$L_g$ (nm)	16-32	25	14	14			
EOT (nm)	1.2	1.0	0.72	1.0			
$W_{fin}$ (nm)	8	10	9.4	7			
$H_{fin}$ (nm)	16	40	20	19			
N <sub>tf</sub>				6			
$t_p$ (ps)		~ 5.5	$\sim 4$	> 5			

controlled by each finger,  $N_{\rm tf}$  is the total number of fins  $(N_{\rm tf} = N_{\rm finger} \cdot N_{\rm fin})$ , and  $t_p$  is the RO propagation delay.

As can be observed from Tables I and II, the main geometrical features are spread over a pretty wide range of values, which implies a lack of clear guidelines for FinFETs optimization for digital applications. It is worth to note that  $L_g$  is restricted by the technology; also,  $W_{\text{fin}}$  and  $H_{\text{fin}}$  are limited by the control of the SCE, and hence they can only be varied in a narrow range. On the contrary, the transistor intrinsic behavior is independent of  $S_{\text{fin}}$ ,  $L_{\text{ext}}$ , and  $T_G$ , whereas the parasitic parameters are strongly dependent on them. Thus, the overall device performance is, indeed, affected by the parasitics and thus by  $S_{\text{fin}}$ ,  $L_{\text{ext}}$ , and  $T_G$ .

In this paper, a full intrinsic–extrinsic model for symmetric doped double-gate MOSFET (SDDGM) [9] together with geometry-dependent parasitic models [35]–[37] have been implemented in Verilog-A with the aim to perform circuital SPICE simulations of both n- and p-type transistors. Several models for the parasitic series resistances and capacitances, which can consider additional components have been presented [38]–[42], however, in some cases the dependences with the geometrical fin parameters are ignored or they are not properly validated from the experimental point of view.

Therefore, a CMOS inverter and a three-stage RO have been simulated. Finally, the impact of the gate extrinsic resistance over the circuit performance and the guidelines for the geometry tuning have been analyzed.

## II. MODEL IMPLEMENTATION

Very recently, it has been demonstrated that the intrinsic-extrinsic SDDGM [9] models well the dc and

RF measured performance of n-type TG-FinFETs. The intrinsic part of the model is valid below and above the threshold as well as in linear and saturation conditions. Furthermore, it includes SCEs and the field-dependent mobility model [43]. This model was originally developed for double-gate MOSFETs, however, it has shown to be able to reproduce the FinFET behavior [44]-[47]. Also, for TG-FinFETs, the relative weight of the lateral channels is very high with respect to the top one, thus the SDDGM model properly reproduces their characteristics [44]-[47]. Furthermore, the intrinsic capacitances have been added [47]. The model requires only a few fitting parameters to accurately reproduce the transistor behavior [43], while other available models require a large number of fitting parameters [48]. The capability of the SDDGM model to perform analog circuit simulations is shown in [49].

As was shown previously, several experimental parameters, such as: 1) transfer and output dc characteristics; 2) extrinsic transconductance  $(g_m)$  and output conductance  $(g_d)$ ; 3) intrinsic small-signal equivalent circuit parameters  $(g_{mi}, g_{di}, C_{gdi}, C_{gsi})$ ; 4) extrinsic small-signal equivalent circuit parameters  $(R_{se}, R_{de}, R_{ge}, C_{gde}, C_{gse})$ ; 5) two-port behavior (*Z*- and *Y*-parameters); and 6) cutoff frequencies, have been properly described [9].

The full intrinsic–extrinsic model has been implemented in Verilog-A. The parasitic parameters are included in the intrinsic device as lumped elements, which have been calculated for multifin-multifinger configuration as shown in [9]. It is worth to note that the parasitic models have been validated by comparison with experimental measurements in a wide range of geometries [9]. This intrinsic–extrinsic model constitutes a circuit basic cell that has been used for the SPICE implementation of both n- and p-type transistors. Fig. 2 shows the comparison of the experimental and modeled transfer characteristics for a 40-nm n-type FinFET, and in the inset of Fig. 2, a comparison between the experimental and modeled output characteristics and the basic cell used [9] are shown.

Afterward, a CMOS inverter and a three-stage RO were implemented using a SPICE simulator, as shown in Fig. 3(a) and (b). Multifin-multifinger configurations are considered for both n- and p-type transistors and the total number of fins is fixed to 12 and 24, respectively.



Fig. 2. Comparison of the experimental and modeled transfer characteristics. Inset: the comparison of the experimental and modeled output characteristics and the basic cell used for SPICE simulation.



Fig. 3. (a) CMOS inverter and (b) RO implemented in SPICE simulator.

Fig. 4 shows the width normalized output characteristics for both n- and p-type transistors, with a 22-nm channel length and  $W_{\text{fin}}$  and  $H_{\text{fin}}$  of 10 and 60 nm, respectively. The electron mobility in the n-type transistor is considered as twofold of the hole mobility of the p-type transistor, as was experimentally observed in [19].

In order to analyze the impact of  $R_{ge}$  over the circuit performance,  $N_{\text{finger}}$  and  $N_{\text{fin}}$  will be varied, but always maintaining  $N_{\text{tf}}$  constant. It is worth to note that when the total number of fins is fixed, the total transistor width remains constant and thus the intrinsic device and the parasitic  $R_{\text{se}}$ ,  $R_{\text{de}}$ , and  $C_{\text{gge}}$  are considered constant [9], [35], [36]. On the contrary,  $R_{\text{ge}}$  is dependent on both  $N_{\text{fin}}$  and  $N_{\text{finger}}$  [9], [37].

## III. PARASITIC GATE RESISTANCE IMPACT OVER CMOS INVERTER

A CMOS inverter was simulated considering the 22-nm node, with  $W_{\text{fin}}$ ,  $H_{\text{fin}}$ ,  $S_{\text{fin}}$ , and  $L_{\text{ext}}$  of 10, 60, 50, and 50 nm, respectively. The gate stack corresponds to an EOT of 1.4 nm and a  $T_G$  of 50 nm. An output capacitance ( $C_{\text{out}}$ ) is considered as the parallel arrangement of the total gate capacitance of both n- and p-type transistors [5]. Thus, it is possible to consider



Fig. 4. Output characteristic of the 22-nm channel length n- and p-type FinFET. The main geometrical dimensions are:  $L_g = 22$  nm,  $W_{\text{fin}} = 10$  nm,  $H_{\text{fin}} = 60$  nm, EOT = 1.4 nm,  $S_{\text{fin}} = 50$  nm,  $L_{\text{ext}} = 50$  nm, and  $T_G = 50$  nm.

TABLE III SUMMARY OF THE TG-FinFET PARASITICS

CONFIGU	Transistor Type	N <sub>finger</sub>		Parasitics			
RATION			$N_{fin}$	$R_{sd}$ [ $\Omega$ ]	$R_{ge}$ [ $\Omega$ ]	$C_{gge}$ [fF]	
(i)	n	1	12	64	520	0.83	
	р	1	24	32	963	1.66	
(ii)	n	2	6	64	160	0.83	
	р	2	12	32	260	1.66	
(iii)	n	3	4	64	91	0.83	
	р	3	8	32	127	1.66	

the output capacitance as

$$C_{\text{out}} = C_{\text{ggen}} + C_{\text{ggin}} + C_{\text{ggep}} + C_{\text{ggip}} \tag{1}$$

where  $C_{ggen}$  and  $C_{ggep}$  are the parasitic total gate capacitances for the n- and p-type FinFETs, respectively, while  $C_{ggin}$  and  $C_{ggip}$  are the intrinsic gate capacitances. In the case of the FinFET transistors,  $C_{gge}$  becomes even greater than the intrinsic counterpart [10], for this reason the output capacitance could be very high.

Fig. 5(a) and (b) shows the comparison of the input and output signals when the input goes from high-to-low and low-to-high logic levels, respectively. Three different configurations are considered (Table III): 1) one finger with 12 (n-type) and 24 (p-type) fins per finger; 2) two fingers with 6 and 12 fins per finger; and 3) three fingers with 4 and 8 fins per finger. In this way for all cases the total number of fins is constant to 12 and 24, respectively, for the n- and p-type transistors.

Fig. 5(a) clearly shows that the propagation delay when the output goes from low-to-high ( $t_{pLH}$ ) is improved as  $N_{\text{finger}}$  is increased; it passes from about 17.7 to 14.87 ps when the number of fingers changes from 1 to 3, this result implies an improvement of ~16%.



Fig. 5. Comparison of the input and output signals of the 22-nm inverter based on TG-FinFET. The main geometrical dimensions are:  $L_g = 22$  nm,  $W_{\text{fin}} = 10$  nm,  $H_{\text{fin}} = 60$  nm, EOT = 1.4 nm,  $S_{\text{fin}} = 50$  nm,  $L_{\text{ext}} = 50$  nm,  $T_G = 50$  nm, and FO = 4.

On the other hand, Fig. 5(b) shows that the propagation delay when the output goes from high-to-low ( $t_{pHL}$ ) exhibits a weaker dependence. It passes from 11.9 to 10.87 ps, which means an improvement of ~9%. Furthermore, the propagation delay ( $t_p$ ) measured as the mean value of  $t_{pLH}$  and  $t_{pLH}$  has an overall improvement of ~15%.

The impact of  $R_{ge}$  on the propagation delay can be analyzed from Fig. 3(a). As can be seen, an *RC* network composed of  $R_{ge}$ ,  $R_{de}$ , and  $C_{gde}$  of both p- and n-type transistors is produced. Such an *RC* network is connected between the input and output and it will be activated only for the duration of the transient response. Thus, the propagation delay will be affected. Additionally, for  $t_{pLH}$ , the output capacitance will be charged through the p-type transistor because being a wider transistor, the impact of the *RC* network is more important. On the other hand, for  $t_{pHL}$ , the output capacitance is discharged through the n-type transistor and hence the



Fig. 6. Output signals of the 22-nm RO based on TG-FinFET. The main geometrical dimensions are:  $L_g = 22$  nm,  $W_{\text{fin}} = 10$  nm,  $H_{\text{fin}} = 60$  nm, EOT = 1.4 nm,  $S_{\text{fin}} = 50$  nm,  $L_{\text{ext}} = 50$  nm, and  $T_G = 50$  nm.

*RC* network impact is reduced. When the devices have two or more fingers, they are connected in parallel and the resistances produced by each one will appear in parallel. Consequently, the total  $R_{ge}$  is reduced by use of the multifinger structure [9], [37]. Table III gives a summary of the modeled parasitics for the three configurations.

# IV. PARASITIC GATE RESISTANCE IMPACT OVER RING OSCILLATOR

An RO was simulated, considering  $L_g$  of 22 nm for the three configurations previously described. As was mentioned above,  $C_{out}$  is related to the intrinsic capacitances, which are bias dependent. For this reason the use of an RO allows to evaluate the inverter performance, since each inverter becomes the load of the previous stage. In this way, the load capacitance corresponds to a dynamic capacitance.

Fig. 6 shows the output signals for the three simulated ROs. As can be seen, the increment on  $N_{\text{finger}}$  produces a reduction of the propagation delay and thus an increment on the oscillation frequency. Frequency values of 41.9, 54.6, and 57.5 GHz, for  $N_{\text{finger}}$  equal to 1, 2, and 3, respectively, were obtained. Thus, the RO exhibits an output frequency increment of about 30% and 37% if  $N_{\text{finger}}$  is increased from 1 to 2 and from 1 to 3, respectively.

Fig. 7(a) and (b) shows the plot of the  $t_p$  versus  $S_{\text{fin}}$  for the three different values of  $N_{\text{finger}}$  and two different values of  $L_{\text{ext}}$ .  $S_{\text{fin}}$  was varied from 20 to 100 nm, which implies a fin pitch from 30 to 110 nm as expected for nanometric nodes [29], [30], [50]–[52], in order to analyze its impact on the inverter performance.

As can be observed, the delay has a strong dependence with  $S_{\rm fin}$ , because of the reduction of both  $C_{\rm gge}$  and  $R_{\rm ge}$  [9]. This indicates that the  $S_{\rm fin}$  reduction becomes necessary with the aim to improve the inverter performance. Besides, for large values of  $S_{\rm fin}$ ,  $t_p$  shows a marked reduction (around 27%–30%) with the increment of  $N_{\rm finger}$ ,



Fig. 7. Propagation delay versus  $S_{\text{fin}}$  for oscillators with 1, 2, and 3 fingers and  $L_{\text{ext}}$  of (a) 50 and (b) 20 nm. The main geometrical dimensions are:  $L_g = 22 \text{ nm}$ ,  $W_{\text{fin}} = 10 \text{ nm}$ ,  $H_{\text{fin}} = 60 \text{ nm}$ , EOT = 1.4 nm, and  $T_G = 50 \text{ nm}$ .

from 1 to 2 at both  $L_{\text{ext}}$  conditions.  $R_{\text{ge}}$  decreases as  $S_{\text{fin}}$  is reduced, which implies the RO improvement, consequently, when  $S_{\text{fin}}$  is large the change in  $N_{\text{finger}}$  implies an important reduction of  $R_{\text{ge}}$  and thus a delay improvement. Once  $S_{\text{fin}}$  is reduced, the dependence of  $N_{\text{finger}}$  over  $t_p$  becomes weaker. Nonetheless, the reduction of  $t_p$  when  $N_{\text{finger}}$  passes from 1 to 2 is about 19%–20%, for  $S_{\text{fin}}$  as narrow as 20 nm in both values of  $L_{\text{ext}}$ . If  $S_{\text{fin}}$  is extremely reduced,  $R_{\text{ge}}$  becomes small and thus the delay improvement due to the increment of  $N_{\text{finger}}$  is relatively small. Additionally, from the comparison of both the figures, it can be observed that  $L_{\text{ext}}$  has a weak impact on the RO behavior for  $S_{\text{fin}}$  values smaller than ~50 nm.

These results clearly show that  $R_{ge}$  has an important impact on the inverter behavior, thus it is necessary to use the multifin-multifinger configuration in order to improve the



Fig. 8. Propagation delay versus  $L_g$  for oscillators with 1, 2, and 3 fingers and  $S_{\text{fin}}/L_{\text{ext}}$  of 80/50 nm and 30/20 nm. The main geometrical dimensions are:  $W_{\text{fin}} = 4$  nm,  $H_{\text{fin}} = 24$  nm, EOT = 1.0 nm, and  $T_G = 50$  nm.

circuit performance. Additionally, the reduction of  $S_{\text{fin}}$  down to 30 nm or the fin pitch down to 40 nm, as well as the minimization of the  $L_{\text{ext}}$  through the gate pitch below 90 nm can lead to the reduction of the propagation delay down to 3 ps for a 22-nm channel length.

## V. RING OSCILLATOR PROJECTION TOWARD 12 nm Physical length

Nowadays, novel technologies have been developed with the aim to pursue the CMOS technology toward nanometric nodes. Among others, the gate-all-around FETs (GAA-FETs) as well as the silicon nanowire FETs (SNW-FETs) appear as promising alternatives for sub-20 nm [53]–[55]. However, the FinFET feasibility for nanometric nodes was demonstrated thanks to the development of a 10-nm platform [30]. Under this scenario, due to the reduced geometry, these technologies will suffer from a high parasitic  $R_{ge}$  and hence it is necessary to analyze its impact over the circuit performance.

Therefore, based on the model, RO with different channel lengths from 40 to 12 nm were simulated, with the objective to show a theoretical trend of the  $R_{ge}$  impact over the FinFET circuit performance as the channel length is reduced toward the nanometric range.  $W_{fin}$  was fixed to 4 nm in order to keep the fin length/width ratio to 3, for the smallest  $L_g$ , with the aim to reduce the SCE [56], [57].  $H_{fin}$  is fixed to 24 nm and the gate stack considers a dielectric layer with EOT of 1 nm and the thickness of the gate electrode of 50 nm.

Fig. 8 shows the propagation delay versus the channel length for  $S_{\text{fin}}$  and  $L_{\text{ext}}$  with values of 80 and 50 nm, as well as 30 and 20 nm. The three  $N_{\text{finger}} - N_{\text{fin}}$  configurations are shown.

As can be seen, the difference in  $t_p$  between one and two fingers becomes more important as  $L_g$  is reduced. This implies that for relatively long transistor technologies the impact of  $R_{ge}$  can be negligible, however, for nanometer range nodes it cannot be neglected any longer.

Additionally, the single-finger RO has a strong degradation for  $L_g$  smaller than 20 nm, since the  $t_p$  reduction is weaker than for a 20–40 nm channel length. On the other hand, as  $N_{\text{finger}}$  increases the delay is improved and the same reduction trend is observed in the full  $L_g$  range. Moreover, the minimum delay achieved is ~3.5 ps for 12-nm devices, which is comparable with the theoretical reports for sub-32-nm technology nodes [32]–[34].

In addition, the reduction of  $S_{\rm fin}$  and  $L_{\rm ext}$  produces a noticeable improvement in the RO performance with a delay that can be reduced down to 2.6 ps for a 12-nm single-finger RO. Besides, for the two-finger case, a small reduction of  $t_p$  (11%) is still observed to levels down to 2.3 ps for a 12-nm node, which is even smaller than the theoretical reported values [32]–[34]. Moreover, this reduction implies a frequency increment of about 20%, which is significant. Furthermore, as the channel length is reduced to below 20 nm, the gate metal layer sheet resistance can increase significantly as indicated in [6], therefore, the simulation results presented in this paper will underestimate the  $R_{\rm ge}$ impact for nanometric technology nodes. In this scenario, the multifinger consideration becomes even more important in order to reduce the total gate resistance.

Finally, as the channel length reaches 12 nm, the gate resistance will be more and more important, due to the increment of the metal gate sheet resistance as well as the necessity of extremely reduced device geometry. This fact will affect the FinFET technology, but also different kinds of technologies such as GAA-FETs, SNW-FETs, or MuGFETs. Hence, for the near future technologies it will be necessary to include the parasitic gate resistance and the multifinger configuration in order to develop adequate circuit design and optimization strategies.

## VI. CONCLUSION

A CMOS inverter and an RO based on TG-FinFETs have been simulated. The impact of the gate extrinsic resistance has been investigated by a comparison between the performance of single-finger and multifinger configured circuits. The overall results indicate that the circuit performance is strongly affected by the parasitic gate resistance. The impact of  $R_{ge}$  over the inverter and the RO behavior has been demonstrated, as well as the necessity to consider the multifin-multifinger configuration and the reduction of  $S_{fin}$  and  $L_{ext}$  in order to improve the digital circuit performance.

Finally, the results indicate the necessity to include  $R_{ge}$  in the transistor model in order to develop proper design methodologies for nanometrer range digital circuits based on TG-FinFETs.

#### ACKNOWLEDGMENT

The authors would like to thank the IMEC team for sharing fabricated FinFETs for static and RF measurements and comparison with the developed models as well as for the fruitful discussions concerning the FinFET geometry, fabrication process, performance, and manufacturing.

### REFERENCES

- H. Iwai, "Future of nano CMOS technology," in Proc. IEEE Symp. Microelectron. Technol. Devices (SBMicro), Sep. 2013, pp. 1–10.
- [2] B. Doris, K. Cheng, A. Khakifirooz, Q. Liu, and M. Vinet, "Device design considerations for next generation CMOS technology: Planar FDSOI and FinFET (Invited)," in *Proc. IEEE Int. Symp. VLSI Technol.*, *Syst., Appl. (VLSI-TSA)*, Apr. 2013, pp. 1–2.
- [3] T. Chiarella *et al.*, "Migrating from planar to FinFET for further CMOS scaling: SOI or bulk?" in *Proc. IEEE 35th Eur. Solid-State Circuits Conf.* (*ESSCIRC*), Sep. 2009, pp. 84–87.
- [4] K. J. Kuhn et al., "Process technology variation," *IEEE Trans. Electron Devices*, vol. 58, no. 8, pp. 2197–2208, Aug. 2011.
- [5] R. J. Baker, CMOS: Circuit Design, Layout, and Simulation, 3rd ed. New York, NY, USA: IEEE Press, 2010.
- [6] X. Miao et al., "An analytical metal resistance model and its application for sub-22-nm metal-gate CMOS," *IEEE Electron Device Lett.*, vol. 36, no. 4, pp. 384–386, Apr. 2015.
- [7] R. A. Wachnik *et al.*, "Gate stack resistance and limits to CMOS logic performance," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 61, no. 8, pp. 2318–2325, Aug. 2014.
- [8] A. Chatterjee, M. Rodder, and I.-C. Chen, "A transistor performance figure-of-merit including the effect of gate resistance and its application to scaling to sub-0.25-μm CMOS logic technologies," *IEEE Trans. Electron Devices*, vol. 45, no. 6, pp. 1246–1252, Jun. 1998.
- [9] A. G. Martinez-Lopez et al., "RF modeling of 40-nm SOI triple-gate FinFET," Int. J. Numer. Model., Electron. Netw., Devices Fields, vol. 28, no. 4, pp. 465–478, 2015.
- [10] J. C. Tinoco, S. S. Rodriguez, A. G. Martinez-Lopez, J. Alvarado, and J.-P. Raskin, "Impact of extrinsic capacitances on FinFET RF performance," *IEEE Trans. Microw. Theory Techn.*, vol. 61, no. 2, pp. 833–840, Feb. 2013.
- [11] M. Kulkarni et al., "Ring oscillator performance and parasitic extraction simulation in FinFET technology," in Proc. IEEE Dallas/CAS Workshop Design, Appl., Integr. Softw., Oct. 2006, pp. 123–126.
- [12] A. Kranti, J.-P. Raskin, and G. A. Armstrong, "Optimizing FinFET geometry and parasitics for RF applications," in *Proc. IEEE Int. SOI Conf.*, Oct. 2008, pp. 123–124.
- [13] J. P. Raskin *et al.*, "High-frequency noise performance of 60-nm gate-length FinFETs," *IEEE Trans. Electron Devices*, vol. 55, no. 10, pp. 2718–2727, Oct. 2008.
- [14] D. Lederer et al., "FinFET analogue characterization from DC to 110 GHz," Solid-State Electron., vol. 49, no. 9, pp. 1488–1496, 2005.
- [15] J.-P. Raskin, T. M. Chung, V. Kilchytska, D. Lederer, and D. Flandre, "Analog/RF performance of multiple gate SOI devices: Wideband simulations and characterization," *IEEE Trans. Electron Devices*, vol. 53, no. 5, pp. 1088–1095, May 2006.
- [16] G. Crupi, D. M. M.-P. Schreurs, J.-P. Raskin, and A. Caddemi, "A comprehensive review on microwave FinFET modeling for progressing beyond the state of art," *Solid-State Electron.*, vol. 80, pp. 81–95, Feb. 2013.
- [17] K. von Arnim *et al.*, "A low-power multi-gate FET CMOS technology with 13.9 ps inverter delay, large-scale integrated high performance digital circuits and SRAM," in *Proc. IEEE Symp. VLSI Technol.*, Jun. 2007, pp. 106–107.
- [18] N. Collaert et al., "Low-voltage 6T FinFET SRAM cell with high SNM using HfSiON/TiN gate stack, fin widths down to 10 nm and 30 nm gate length," in Proc. IEEE Int. Conf. Integr. Circuit Design Technol. Tuts. (ICICDT), Jun. 2008, pp. 59–62.
- [19] T. Chiarella *et al.*, "Benchmarking SOI and bulk FinFET alternatives for PLANAR CMOS scaling succession," *Solid-State Electron.*, vol. 54, no. 9, pp. 855–860, Sep. 2010.
- [20] N. Collaert *et al.*, "A functional 41-stage ring oscillator using scaled FinFET devices with 25-nm gate lengths and 10-nm fin widths applicable for the 45-nm CMOS node," *IEEE Electron Device Lett.*, vol. 25, no. 8, pp. 568–570, Aug. 2004.
- [21] B. Parvais *et al.*, "Analysis of the FinFET parasitics for improved RF performances," in *Proc. IEEE Int. SOI Conf.*, Oct. 2007, pp. 37–38.
- [22] D. Lederer et al., "Dependence of FinFET RF performance on fin width," in Proc. IEEE Topical Meeting Silicon Monolithic Integr. Circuits RF Syst., Jan. 2006, pp. 8–11.
- [23] S. Makovejev, S. Olsen, and J. Raskin, "RF extraction of self-heating effects in FinFETs," *IEEE Trans. Electron Devices*, vol. 58, no. 10, pp. 3335–3341, Oct. 2011.
- [24] M. Guillorn et al., "FinFET performance advantage at 22 nm: An AC perspective," in Proc. IEEE Symp. VLSI Technol., Jun. 2008, pp. 12–13.

- [25] B. Parvais *et al.*, "Suitability of FinFET technology for low-power mixed-signal applications," in *Proc. IEEE Int. Conf. Integr. Circuit Design Technol. (ICICDT)*, May 2006, pp. 1–4.
- [26] H. Kawasaki *et al.*, "Challenges and solutions of FinFET integration in an SRAM cell and a logic circuit for 22 nm node and beyond," in *Proc. IEEE Int. Electron Devices Meeting (IEDM)*, Dec. 2009, pp. 1–4.
- [27] J. Kedzierski *et al.*, "Extension and source/drain design for high-performance FinFET devices," *IEEE Trans. Electron Devices*, vol. 50, no. 4, pp. 952–958, Apr. 2003.
- [28] T. Irisawa *et al.*, "Electron mobility and short-channel device characteristics of SOI FinFETs with uniaxially strained (110) channels," *IEEE Trans. Electron Devices*, vol. 56, no. 8, pp. 1651–1658, Aug. 2009.
- [29] C. Auth et al., "A 22 nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors," in Proc. IEEE Symp. VLSI Technol. (VLSIT), Jun. 2012, pp. 131–132.
- [30] K.-I. Seo *et al.*, "A 10 nm platform technology for low power and high performance application featuring FinFET devices with multi workfunction gate stack on bulk and SOI," in *Proc. IEEE Symp. VLSI Technol. (VLSIT)*, Jun. 2014, pp. 1–2.
- [31] H.-W. Cheng, C.-H. Hwang, and Y. Li, "Propagation delay dependence on channel fins and geometry aspect ratio of 16-nm multi-gate MOSFET inverter," in *Proc. 1st Asia Symp. Quality Electron. Design (ASQED)*, Jul. 2009, pp. 122–125.
- [32] K. Kim, R. Kanj, and R. V. Joshi, "Impact of FinFET technology for power gating in nano-scale design," in *Proc. 15th Int. Symp. Quality Electron. Design (ISQED)*, Mar. 2014, pp. 543–547.
- [33] P. K. Pal, B. K. Kaushik, and S. Dasgupta, "Asymmetric dual-spacer trigate FinFET device-circuit codesign and its variability analysis," *IEEE Trans. Electron Devices*, vol. 62, no. 4, pp. 1105–1112, Apr. 2015.
- [34] J. Lacord *et al.*, "Comparative study of circuit perspectives for multi-gate structures at sub-10 nm node," *Solid-State Electron.*, vol. 74, pp. 25–31, Aug. 2012.
- [35] S. S. Rodriguez, J. C. Tinoco, A. G. Martinez-Lopez, J. Alvarado, and J.-P. Raskin, "Parasitic gate capacitance model for triple-gate FinFETs," *IEEE Trans. Electron Devices*, vol. 60, no. 11, pp. 3710–3717, Nov. 2013.
- [36] A. Dixit, A. Kottantharayil, N. Collaert, M. Goodwin, M. Jurczak, and K. De Meyer, "Analysis of the parasitic S/D resistance in multiple-gate FETs," *IEEE Trans. Electron Devices*, vol. 52, no. 6, pp. 1132–1140, Jun. 2005.
- [37] A. J. Scholten, G. D. J. Smit, R. M. T. Pijper, L. F. Tiemeijer, A. Mercha, and D. B. M. Klaassen, "FinFET compact modelling for analogue and RF applications," in *IEDM Tech. Dig.*, Dec. 2010, pp. 8.4.1–8.4.4.
- [38] N. Lu, T. B. Hook, J. B. Johnson, C. Wermer, C. Putnam, and R. A. Wachnik, "Efficient and accurate schematic transistor model of FinFET parasitic elements," *IEEE Electron Device Lett.*, vol. 34, no. 9, pp. 1100–1102, Sep. 2013.
- [39] N. Lu, P. M. Kotecha, and R. A. Wachnik, "Modeling of resistance in FinFET local interconnect," in *Proc. IEEE Custom Integr. Circuits Conf. (CICC)*, Sep. 2014, pp. 1–4.
- [40] N. Lu and R. A. Wachnik, "Modeling of resistance in FinFET local interconnect," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 62, no. 8, pp. 1899–1907, Aug. 2015.
- [41] J. Lacord, G. Ghibaudo, and F. Boeuf, "Comprehensive and accurate parasitic capacitance models for two- and three-dimensional CMOS device structures," *IEEE Trans. Electron Devices*, vol. 59, no. 5, pp. 1332–1344, May 2012.
- [42] K. Lee, T. An, S. Joo, K.-W. Kwon, and S. Kim, "Modeling of parasitic fringing capacitance in multifin trigate FinFETs," *IEEE Trans. Electron Devices*, vol. 60, no. 5, pp. 1786–1789, May 2013.
  [43] A. Cerdeira, B. Iñiguez, and M. Estrada, "Compact model for short
- [43] A. Cerdeira, B. Iñiguez, and M. Estrada, "Compact model for short channel symmetric doped double-gate MOSFETs," *Solid-State Electron.*, vol. 52, no. 7, pp. 1064–1070, 2008.
- [44] J. Alvarado, V. Kilchytska, D. Flandre, J. Conde, M. Estrada, and A. Cerdeira, "Continuous compact model for MuGFETs simulations," in *Proc. IEEE 16th Int. Conf. Mixed Design Integr. Circuits Syst.*, Jun. 2009, pp. 45–50.
- [45] J. Alvarado, B. Iñiguez, M. Estrada, D. Flandre, and A. Cerdeira, "Implementation of the symmetric doped double-gate MOSFET model in Verilog-A for circuit simulation," *Int. J. Numer. Model.*, vol. 23, no. 2, pp. 88–106, 2008.
- [46] A. Cerdeira *et al.*, "Charge based DC compact modeling of bulk FinFET transistor," *Solid-State Electron.*, vol. 87, pp. 11–16, Sep. 2013.

- [47] A. Cerdeira, J. C. Tinoco, M. Estrada, and J.-P. Raskin, "RF compact small-signal model for SOI DG-MOSFETS," in *Proc. IEEE 27th Int. Conf. Microelectron.*, May 2010, pp. 391–394.
- [48] S. Khandelwal *et al.*, "BSIM-CMG 109.0.0–Multi-gate MOSFET compact model," Dept. Elect. Eng. Comput. Sci., Univ. California, Berkeley, CA, USA, Technical Manual, Oct. 2015.
- [49] E. Contreras, A. Cerdeira, J. Alvarado, and M. A. Pavanello, "Application of the symmetric doped double-gate model in circuit simulation containing double-gate graded-channel transistors," *J. Integr. Circuits Syst.*, vol. 5, no. 2, pp. 110–115, 2010.
- [50] H. Kawasaki *et al.*, "Demonstration of highly scaled FinFET SRAM cells with high-κ/metal gate and investigation of characteristic variability for the 32 nm node and beyond," in *Proc. IEEE Int. Electron Devices Meeting (IEDM)*, Dec. 2008, pp. 1–4.
  [51] V. S. Basker *et al.*, "A 0.063 μm<sup>2</sup> FinFET SRAM cell demonstration
- [51] V. S. Basker *et al.*, "A 0.063  $\mu$ m<sup>2</sup> FinFET SRAM cell demonstration with conventional lithography using a novel integration scheme with aggressively scaled fin and gate pitch," in *Proc. IEEE Symp. VLSI Technol. (VLSIT)*, Jun. 2010, pp. 19–20.
- [52] S. Natarajan et al., "A 14 nm logic technology featuring 2<sup>nd</sup>-generation FinFET, air-gapped interconnects, self-aligned double patterning and a 0.0588 μm<sup>2</sup> SRAM cell size," in *Proc. IEEE Int. Electron Devices Meeting (IEDM)*, Dec. 2014, pp. 3.7.1–3.7.3.
- [53] K. Nayak et al., "CMOS logic device and circuit performance of Si gate all around nanowire MOSFET," *IEEE Trans. Electron Devices*, vol. 61, no. 9, pp. 3066–3074, Sep. 2015.
- [54] D. Yakimets et al., "Vertical GAAFETs for the ultimate CMOS scaling," IEEE Trans. Electron Devices, vol. 62, no. 5, pp. 1433–1439, May 2015.
- [55] Y. Tian *et al.*, "New self-aligned silicon nanowire transistors on bulk substrate fabricated by epi-free compatible CMOS technology: Process integration, experimental characterization of carrier transport and low frequency noise," in *Proc. IEEE Int. Electron Devices Meeting (IEDM)*, Dec. 2007, pp. 895–898.
- [56] M. Jurczak, N. Collaert, A. Veloso, T. Hoffmann, and S. Biesemans, "Review of FinFET technology," in *Proc. IEEE Int. SOI Conf.*, Oct. 2009, pp. 1–4.
- [57] S. Nuttinck, B. Parvais, G. Curatola, and A. Mercha, "Double-gate FinFETs as a CMOS technology downscaling option: An RF perspective," *IEEE Trans. Electron Devices*, vol. 54, no. 2, pp. 279–283, Feb. 2007.



Edgar Solis Avila received the M.Sc. degree from the Centro de Investigación en Micro y Nanotecnología, Boca del Río, Mexico, in 2015.



Julio C. Tinoco (M'02–SM'16) received the Ph.D. degree from CINVESTAV-IPN, Mexico City, Mexico, in 2004.



Andrea G. Martinez-Lopez (M'11) received the Ph.D. degree from the National Autonomous University of Mexico, Mexico City, Mexico, in 2009.



Mario Alfredo Reyes-Barranca received the Ph.D. degree from CINVESTAV-IPN, Mexico City, Mexico, in 1999.



Jean-Pierre Raskin (M'97–SM'06–F'14) received the M.S. and Ph.D. degrees from the Université catholique de Louvain (UCL), Louvain-la-Neuve, Belgium, in 1994 and 1997, respectively. He is currently the Head of the Electrical Engineering Department with UCL.



Antonio Cerdeira (M'96–SM'98) received the Ph.D. degree from the NW Leningrad Institute, Saint Petersburg, Russia, in 1977.